


2.5V and 3.3V LVDS, LVCMOS, HCSL or LVPECL Crystal Oscillator with Multiplying PLL Product Description


The MQC103 is a member of the Multigig QuietClock™ series of low-noise timing solutions. Intended for use in a 5x7mm or 5x3.2mm oscillator package, the MQC103 PLL multiplies the crystal to higher frequencies, with typical jitter < 300fs in a 12kHz to 20MHz bandwidth. The MQC103 is user configurable via one-time programmable (OTP) memory. The outputs may be programmed to be one of LVDS, LVPECL, HCSL, or LVCMOS. An OE input is provided, and is programmable to be active high or active low. Crystal load capacitors are integrated on the die, and may also be programmed. The PLL feedback divider, VCO range, and output divider are set by OTP memory, and determine the VCO frequency and output frequencies. Both 2.5V ± 5% and 3.3V ± 10% operation are supported.

Features

- Ultra-low jitter, <300fs (12kHz - 20MHz)
- Common crystals
- LVDS, LVPECL, HCSL, or CMOS outputs
- Output frequencies of 12-217MHz
- Serial interface for OTP via Q output and OE
- Low voltage operation VDD = 2.375 - 3.63 V
- Industrial temperature range is standard (-40 to 85°C)
- Duty cycle 48-52%
- Crystal drive level < 250uW
- No downbonding required to configure the part



MQC103 Part Number:



MQC103 Block Diagram





Figure-1

Pad coordinates



Multigig recommends bonding two GND and two VDD pads if possible. Only one of each of the VDD and GND pads must be bonded.

Pin Description

Pin #	Name	Type	Level	Description
2	OE	See OE table	LVC MOS	See OE table
4	NC	No Connect		
10	Q	Output		Differential output (or LVC MOS output) also used for programming
11	\bar{Q}	Output		Differential output (or Hi-Z if LVC MOS is selected)
1, 3, 5, 6	GND	Power		Power
7-9, 12-13	VDD	Power		Power
14	XIN	To Crystal	Crystal	Connect to Crystal
15	XOUT	To Crystal	Crystal	Connect to Crystal

NOTE: Only 1 VDD and 1 GND must be bonded. Multigig recommends bonding 2 VDD and 2 GND pads.

OT [1:0]		Output Type
0	0	LVC MOS
0	1	LVDS
1	0	LVPECL
1	1	HCSL

VCO range [2:0]	VCO min	VCO max (MHz)
0 = 000	3321	3481
1 = 001	3202	3354
2 = 010	3098	3245
3 = 011	3007	3137
4 = 100	2942	3070

Output frequency = VCO frequency / opdiv [7:0].
VCO frequency = Crystal frequency * fbdiv [7:0], and the VCO must be in one of the above ranges. Example: 155.52MHz. Select VCO range=2, and operate the VCO at 3110.4 MHz. Select a 38.88 MHz crystal. $\text{fbdiv}=80=3110.4/38.88$. $\text{opdiv}=20=3110.4/155.52$. See page 10 for more details and examples.

OE invert OEC [1]	OE type OEC [0]	OE pin	Output State
0	0	0 or float/NC	Tristate
0	0	1	Enabled
0	1	0	Tristate
0	1	1 or float/NC	Enabled
1	0	0 or float/NC	Enabled
1	0	1	Tristate
1	1	0	Enabled
1	1	1 or float/NC	Tristate

OEC[1] controls the active state of the OE pin.
OEC[0] determines whether the OE pin is a pullup or pulldown. Program OEC[1:0] to 10 to enable outputs when the OE pin is at GND or unconnected.

Absolute Maximum Ratings

Symbol	Characteristics	Min	Max	Unit	Condition
VDD	Supply voltage		4.6	V	
VIN	Inputs except O _E	-0.50	VDD + 0.5	V	
OE	O _E Input	-0.50	5.8	V	
VOUT	Outputs	-0.50	VDD + 0.5	V	
TA	Operating temperature range	-40	+85	°C	Industrial
Ts	Storage temperature range	-65	+150	°C	

NOTE:

Exposure to stresses at or beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device and may affect product reliability. These are absolute maximum specifications only, and functional operation of the device at these conditions or any conditions beyond those listed is not implied or recommended.

MQC103 ESD and Latch-Up Table

Test Item	Test Method Reference Standard	Condition
Electrostatic Discharge (ESD)	HBM (Human Body Model) JESD22-A114	Class 2: Passed 3000 volts
	MM (Machine Model) JESD22-A115	Class B: Passed 300 volts
Latch-up	JESD78	Class II: Passed @ 85C Level A: Passed ± 200mA all pin

LVC MOS DC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V _{IH}	Input HIGH voltage	2		V _{DD} + 0.3	V	3.3V Operation
V _{IL}	Input LOW voltage	-0.3		0.8	V	3.3V Operation
V _{OH}	Output HIGH voltage	V _{DD} - 0.6			V	
V _{OL}	Output LOW voltage			0.6	V	

NOTE:

Output terminated with 50 Ohms to V_{DD}/2.

LVDS DC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V _{OH}	Output HIGH voltage (Note 1)	1.248	1.375	1.602	V	
V _{OL}	Output LOW voltage (Note 2)	0.898	1.025	1.252	V	
V _{OD}	Output differential voltage	247	350	454	mV	
V _{CM}	Common mode output voltage	1.125	1.2	1.375	V	

NOTE: Outputs terminated with 100 ohms between Q and \bar{Q} .

1. $V_{OH\ max} = V_{CM\ max} + 1/2 V_{OD\ max}$

2. $V_{OL\ min} = V_{CM\ min} - 1/2 V_{OD\ max}$

LVPECL DC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V _{OH}	Output HIGH voltage	V _{DD} -1.35	V _{DD} -1.01	V _{DD} -0.8	V	
V _{OL}	Output LOW voltage	V _{DD} -2.0	V _{DD} -1.78	V _{DD} -1.6	V	
V _{SWING}	Peak to peak output voltage swing	0.65	0.77	0.95	V	

NOTE: Outputs terminated with 50 Ohms to V_{DD}-2.

HCSL DC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Characteristics	Min	Typ	Max	Unit
V _{OH}	Output high voltage	640	700	850	mV
V _{OL}	Output low voltage	-150	0		mV
V _{OV} S	Max output including overshoot			V _{OH} + 0.3	V
V _{UD} S	Min output including undershoot	V _{OL} - 0.3			V
V _{RB}	Ringback voltage	0.2			V
V _{OX}	Absolute crossing point	250	450	550	mV
V _{swing}	Peak to peak voltage swing	640	700	950	mV

NOTE: Outputs terminated with 50 Ω to V_{SS}

LVCMOS AC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
FOUT	Output frequency	11.54		217.56	MHz	
TR / TF	Output rise/fall time	100		350	ps	20% to 80%
ODC	Output duty cycle	48	50	52	%	

LVDS AC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
FOUT	Output frequency	11.54		217.56	MHz	
TR/TF	LVDS output rise/fall time	85	140	350	ps	20% to 80%
ODC	Output duty cycle	48	50	52	%	

LVPECL AC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
FOUT	Output frequency	11.54		217.56	MHz	
TR/TF	LVPECL output rise/fall time	85	135	300	ps	20% to 80%
ODC	Output duty cycle	48	50	52	%	

HCSL AC Characteristics ($V_{DD} = 2.375 - 3.63V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$)

Symbol	Condition	Min	Typ	Max	Unit
TR/TF	Rise/Fall time	175	225	400	ps
ODC	Output duty cycle < 213 MHz	48	50	52	%
Fout	Output frequency	11.54	217.56	217.56	MHz

IC Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
VDD	Supply voltage		2.375		3.63	V
IDD	Supply current	LVPECL 217MHz			130	mA
IDD-OD	Supply current - output disabled			68	88	mA
PSRR	Power supply rejection ratio		-1.56	0.3	+1.56	ppm/V
T	Operating temperature range		-40		85	°C
T _{jit}	Jitter	12 kHz - 20 MHz		0.25		ps-RMS
F _{TSTAB}	Frequency temperature stability	Note 1		±20		ppm
F _{trimLSB}	Frequency trim resolution (1 lsb)			0.5		ppm
O _{E-trip}	O _E Trip point for serial interface		3.7	4.2	4.9	V
ESD-MM	ESD tolerance, machine model		300			V
ESD-HBM	ESD tolerance, human body model		3000			V

Note 1: This is primarily a property of the crystal.

Recommended Crystal Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
ESR	Equivalent series resistance				45	Ω
Freq	Crystal frequency		20		40.6	MHz
C0	Crystal C0 capacitance			2.0	4.0	pF

Note: Any crystal inharmonic tones must be 10dB or more below the fundamental mode.

Note: Near-in phase noise benefits from the highest Q_{crystal} possible.

For programming application notes describing programming details, contact the factory.

Device information in register 0

Manufacturer ID (11 bits) IEEE-1149.1 standard	Value= 0x0310 (Multigig JEDEC ID 16 in bank 7)
Product ID (8 bits)	Value=0x53
Product revision code (5 bits)	Value=0x02 (Revision 2)
Chip ID (7 bits)	Value normally 0x00 (unprogrammed)

Register 0: read only 32 bits

1	chip_id[6]	chip_id[5]	chip_id[4]	chip_id[3]	chip_id[2]	chip_id[1]	chip_id[0]	MSB
rev[4]	rev[3]	rev[2]	rev[1]	rev[0]	0	1	1	
0	0	0	1	0	0	0	0	
0	1	0	1	0	0	1	1	LSB

Register 3: read/write 24 bits PLL and output driver configuration

opdiv[7]	opdiv[6]	opdiv[5]	opdiv[4]	opdiv[3]	opdiv[2]	opdiv[1]	opdiv[0]	MSB
fbdiv[7]	fbdiv[6]	fbdiv[5]	fbdiv[4]	fbdiv[3]	fbdiv[2]	fbdiv[1]	fbdiv[0]	
VCOrange[2]	VCOrange[1]	VCOrange[0]	OT[1]	OT[0]	OEC[1]	OEC[0]	enbar_bypass	LSB

Register 5: read/write 16 bits Crystal parameters

NOT_USED	NOT_USED	freq_trim[5]	freq_trim[4]	freq_trim[3]	freq_trim[2]	freq_trim[1]	freq_trim[0]	MSB
gm_trim[3]	gm_trim[2]	gm_trim[1]	gm_trim[0]	NOT_USED	NOT_USED	NOT_USED	en_intrinsic	LSB

Chip_id[6:0] may be read or programmed from the SPSI, but not written. Rev[4:0] records the chip revision and should read “2”.

Registers 1, 2, 4, 6, and 7 are for factory use - contact Multigig.

En_intrinsic enables a section of the linearization circuitry - leave 0 or consult Multigig.

freq_trim[5:0] adds load capacitance in 31.7fF steps.

freq_trim = 0, results in a 0pF load; freq_trim = 63 results in a 2pF load.

gm_trim[3:0] are encoded so that 1111 is the minimum, and 0000 is the maximum.

Opdiv and fbdiv produce undefined results if programmed below 16.


All bits are 0 in the unprogrammed state. Bits may be programmed incrementally, but no bit programmed to a “1” can be programmed to a “0.” Unused bits should be programmed to 0 to provide compatibility with future product enhancements.

Crystal Freq vs Default gm Setting

Crystal Freq	Default gm_trim
<25MHz	13
30MHz	12
35MHz	10
38MHz	9
40MHz	8
Higher ESR crystals and/or higher C _L may require higher gm_trim settings (lower numeric value).	

rev[4:0]	Part Revision
1	A engineering
2	B first production

A bypass feature is added in revision B that buffers the crystal frequency to the Q output in CMOS mode until enbar_bypass is programmed to 1. The unprogrammed part will bypass the PLL for crystal frequency trimming.



Typical Phase Noise: 25.0MHz crystal, 150.0 MHz output

Example register values for some common frequencies

Crystal Frequency	Output Frequency	VCOrange [2:0] Register 3 [7:5]	fbdiv [7:0] Register 3 [15:8]	opdiv [7:0] Register 3 [23:16]
30.65 - 31.98	122.58 - 127.92	100	96 = 0x60	24 = 0x18
24.63 - 25.80	123.51 - 129.00	001	130 = 0x82	26 = 0x1a
38.12 - 39.93	152.48 - 159.71	001	84 = 0x54	21 = 0x15
32.02 - 33.54	160.10 - 167.70	001	100 = 0x64	20 = 0x14
33.21 - 34.81	166.05 - 174.05	000	100 = 0x64	20 = 0x14
33.35 - 34.94	200.14 - 209.65	001	96 = 0x60	16 = 0x10
34.59 - 36.26	207.65 - 217.56	000	96 = 0x60	16 = 0x10


The table above is an example only. Any frequency can be supported as long as the following 3 equations are met:

Output frequency x opdiv = VCO frequency

VCO frequency = Crystal frequency x fbdiv


2942 MHz ≤ VCO frequency ≤ 3481 MHz

LVPECL test circuit




Leave Vdd fixed at 2.0V and adjust Vss.

LVDS test circuit




Leave Vss fixed at -1.2V and adjust Vdd.

LVC MOS test circuit



Adjust Vss and Vdd together.

HCSL test circuit



Adjust Vdd.

All equipment is 50Ω to ground. All cables are 50Ω.
 OE should be set to an appropriate voltage, with the output enabled.
 Industry standard package shown.
 LVDS and LVC MOS tests may optionally be C-coupled. LVPECL and HCSL require the DC bias shown.

Ordering Information

Order Number	Top Marking	Package	Shipping	Temperature
MQC103BD-Y		Die	Trays	-40°C to 85°C

Devices are Green, RoHS Compliant and PFOS Compliant.

© Copyright 2011 Multigig Inc. All rights reserved. Multigig reserves the right to change or discontinue any product without notice; customers should obtain the latest version of relevant information before placing orders to ensure that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied by Multigig at the time of its order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

Multigig warrants performance of its semiconductor products to the Multigig specifications applicable at the time of sale in accordance with Multigig's standard warranty. **ALL OTHER WARRANTIES, INCLUDING WITHOUT LIMITATION MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.**


Multigig shall have no liability for cost of substitute products or for any consequential, incidental, or indirect damages.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). **MULTIGIG PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.** Customer shall indemnify and hold Multigig and its employees, directors, affiliates, and distributors harmless against all claims, costs (including attorneys fees), damages, liability, and expenses, arising out of any claim of death, personal injury, or property or environmental damage associated with use in Critical Applications, even if Multigig was negligent regarding the design or manufacture of the product.

Customers are responsible for their products and applications using Multigig components, and Multigig shall have no responsibility with respect thereto. No license, either express or implied, is granted by Multigig under any patent right, copyright, mask work right, or other intellectual property right with respect to any combination, equipment, or process in which such products are used. Multigig's publication of information regarding any third party's products or services does not constitute or imply any such license or Multigig's approval, warranty or endorsement thereof.

QuietClock™ and RotaryWave™ are Trademarks of Multigig Incorporated

The MQC103 has been sampled in 24-pin QFN packages for customer evaluation. The package is shown below for customer reference.



24-pin QFN. 4 mm x 4 mm package, 0.5 mm pitch
 Note: All VDD and VSS are common on the IC.

Revision History Sheet

Silicon Rev	Datasheet Rev	Page	Date	Description of Change
B	0.999		03/16/11	
B	0.999	11	5/31/11	Added test circuit page 11
B	1.00			Initial Production Datasheet